Open job

ASIC Design Engineer - Digital DSP Design & Analog/Mixed-Signal

Celero Communications, Inc.

Location
Irvine, California, United States
Listed pay
$150k–$250k
Last observed
Oct 10, 2026

See the original posting for the full job description and how to apply. Learn how Argo sources and updates listings.

View original posting

Before you apply

Read the original posting for requirements and location restrictions, then match your résumé and answers to what it asks for. Argo's résumé tailoring guide and application answer guide can help you prepare.

Other current openings

Get an interview in 60 days, or get a full refund

Set it up once, then let it run.

Let Argo take over

Set up in 2 minutes